## **Yizhou Shan** Final Defense Mar 04, 2022

Committee Professor Yiying Zhang (Chair) Professor George C. Papen Professor Alex C. Snoeren Professor Stefan Savage Professor Geoffrey M. Voelker

## WukLab Of UGSanDiego





## Distributing and Disaggregating Hardware Resources in Data Centers

**Yizhou Shan** Mar 2022



### Committee

Professor Yiying Zhang (Chair) Professor George C. Papen Professor Alex C. Snoeren Professor Stefan Savage Professor Geoffrey M. Voelker



## Modern Data Centers

- Data centers are large, complex, consolidated facilities
  - They host workloads from various industries
  - They run applications affecting billion people's daily life
- Cloud vendors transform them into a "public computing utility"



Google Data Center





Top Cloud Vendors

## Exciting and Challenging Time to be a Data Center Architect

### **Applications**

Fast-changing, high-demand, heterogeneous, emerging industries





### Hardware

Specialized, faster, domain-specific



### **Microsoft FPGA**









**Nitro Cards** 



## Data Center's Unit of Deployment: Monolithic Server



More fine-grained and distributed

## Unfortunately, it is becoming extremely difficult to fit both onto the monolithic servers!



## Root Cause: the Monolithic Server Model

- The Monolithic Server WALL
  - Bin-packing issue (*utilization*)
  - Fate-sharing failure domain (*isolation*)
  - No independent resource scaling (*elasticity*)
  - Hard to add extra resources due to limited slots (heterogeneity)
- It was a blessing for deployment, but hitting limitations now



## How to improve resource utilization, elasticity, heterogeneity, and fault tolerance?

## Go beyond physical server boundary!













- Independent resource scaling
- Better support for heterogeneity
- Independent failure domain
- No bin-packing issue

## **Dissertation Statement**

Despite hardware resource disaggregation's great promises, it is a drastic departure from the traditional computing paradigm. It was not clear how to deploy it in practical settings.

### Statement

This dissertation shows that it is *possible* to overcome the challenge of building and deploying hardware resource disaggregation in real data centers, delivering its promises on better manageability, scalability, and cost.

This dissertation advances the state-of-art of this area, transforming it from a vague research proposal into one that is tangible, practical, deployable, and can be approached quantitatively.

### Problem

- Intro
- Background on Resource Disaggregation
- Projects Conducted
  - Logical Disaggregation [Hotpot, SoCC'17]
  - Physical Disaggregation [LegoOS, OSDI'18]
  - Hybrid Disaggregation [Clio, ASPLOS'22]
  - Network Disaggregation [SuperNIC, arXiv'21, under submission]
- Future Work
- Conclusion

## Outline

## **Traditional Resource Disaggregation**

### **Essence** Decoupling Independent Scaling Independent Failure

The Resource Disaggregation idea is basically everywhere in data centers!

just in different granularities

### **Examples in Data Centers**



**Control Plane** 

lan

Δ

Data

### Hardware resource disaggregation, is it just another buzzword? Another "old wine in a new bottle"?



### Hold on.. They are actually quite different! Have you asked yourself these questions?

- 1. Ok, but how could CPU work w/o memory?
- 2. Network is slower than the memory bus, the perf must be horrible?
- 3. Wait, are you telling me Linux no longer works??
- 4. What about the network? How could it support all these devices?
- 5. How can you even deploy this thing? Chicken-egg problem, no?

### **Our Observation**

### Resource Disaggregation is a general idea with a wide design spectrum that *unifies* everything



e? ?

## **Resource Disaggregation's Cooking Formula**



## I show that it is possible to achieve disaggregation's great promises.

End of the day, the so-called researchers are just chefs trying to find a right recipe. - Heisenberg

### The Physical Set of **Devices and Servers**



### **Resource Disaggregation Design (Cooking) Spectrum (Recipes)**



The conceptual view logically maps to the servers (has indirection layer)



The conceptual view is a hybrid of servers and devices

### **The Resource Conceptual View**



Hybrid

Physical (w/ devices)



The conceptual view physically maps to the devices (no indirection layer)









Part 1 **Distributed Shared Persistent Memory** [Hotpot, SoCC'17]

Part 3 Hardware-based **Disaggregated Memory** [Clio, ASPLOS'22]

Part 4 **Disaggregated Networking For the Masses** [SuperNIC, arXiv'21]

Part 2 Disaggregated **Operating System** [LegoOS, OSDI'18]



- **Background on Resource Disaggregation**
- Projects Conducted
  - Logical Disaggregation [Hotpot, SoCC'17]
  - Physical Disaggregation [LegoOS, OSDI'18]
  - Hybrid Disaggregation [Clio, ASPLOS'22]
  - Network Disaggregation [SuperNIC, arXiv'21, under submission]
- Future Work
- Conclusion

## Outline

## Hotpot Distributed Shared Persistent Memory

Yizhou Shan, Shin-Yeh Tsai, and Yiying Zhang



[1] **Yizhou Shan**, Shin-Yeh Tsai, Yiying Zhang. Distributed Shared Persistent Memory, SoCC'17. [Among the first to propose distributed PM + RDMA solutions]



## **Deploy PM in Data Centers**

- Persistent Memory (PM) was an emerging medium  $\bullet$ 
  - Byte-addressable, DRAM-alike performance  $\bullet$
  - Persistent with large capacity  $\bullet$
- Very limited research on distributed PM (circa 2017) ullet
  - [*Mojim, ASPLOS'15*] distributed replicated PM
  - [Octopus, ATC'17] distributed filesystem on PM ullet
- It was not clear how to best utilize PM in data centers
  - What's the right abstraction?  $\bullet$
  - How to handle failures? lacksquare
  - How to ensure good performance?





## Our Objective: Deploy PM in Data Centers Efficiently and Practically

System Software: *Hotpot*, an in-kernel distributed system managing distributed PM

Monolithic Servers







### **Distributed Shared Persistent Memory (DSPM) Hotpot** Architecture Graph KVS







**Central Dispatcher for global** resource mgmt & monitoring

- Distributed Apps
- Hotpot sits in kernel
  - Manages local PM
  - •Exposes a global virtual space
  - •Unifies memory and storage
- Direct load/store with pgfault
- Distributed transaction APIs
  - •MRSW: 2PL+2PC
  - •MRMW: OCC+3PC





- Hotpot is among the first to enable distributed PM in data centers  $\bullet$ 
  - One layer unifies Distributed Share Memory and Distributed Storage
  - A kernel-level system with ACID distributed transactions  $\bullet$
- Logical Disaggregation inherent server limitations  $\bullet$ 
  - No independent resource scaling
  - Large fate-sharing failure domain
  - Management complexity & bin-packing

⇒ To avoid those limitations all together, we took a radical approach: Physical Disaggregation

## Hotpot Summary

The Hotpot & Servers





The conceptual resource pool view

- **Background on Resource Disaggregation**
- Projects Conducted
  - Logical Disaggregation [Hotpot, SoCC'17]
  - Physical Disaggregation [LegoOS, OSDI'18]
  - Hybrid Disaggregation [Clio, ASPLOS'22]
  - Network Disaggregation [SuperNIC, arXiv'21, under submission]
- Future Work
- Conclusion

## Outline

### **Resource Disaggregation Design (Cooking) Spectrum (Recipes)**

### Logical (w/ servers) mem cpu Server Server

Server

Server

-----

Server

Server

storage Part 1 **Distributed Shared Persistent Memory** [Hotpot, SoCC'17]

Part 3 Hardware-based **Disaggregated Memory** [Clio, ASPLOS'22; Clover, ATC'20]

Server

Server

Server

Part 4 **Disaggregated Networking For the Masses** [SuperNIC, arXiv'21]



Part 2 Disaggregated **Operating System** [LegoOS, OSDI'18]



## **Transition from Logical to Physical Disaggregation**

(a drastic departure from the traditional computing paradigm)



### Challenges

- 1. How could CPU work w/o memory?
- 2. Network is slower than memory, what about perf?
- 3. How to even run the OS or apps?

## We built a new distributed OS to solve all problems at once!



## LegoOJS **A Disseminated Distributed OS** for Hardware Resource Disaggregation

Yizhou Shan, Yutong Huang, Yilun Chen, and Yiying Zhang



[2] **Yizhou Shan**, Yutong Huang, Yilun Chen, and Yiying Zhang. LegoOS: A Disseminated Distributed OS for Hardware Resource Disaggregation, OSDI'18. Best Paper Award.



28

## Can Existing OSs/Kernels Fit?



### network across servers

### Monolithic/Micro-kernel (e.g., Linux, L4)



(e.g., Barrelfish, Helios, fos)









# When hardware is disaggregated

## The OS should be also









Network

### File & Storage System Network

File & Storage System

### Network

Flash

## The Splitkernel Architecture



- Split OS functions into *monitors*
- Run each monitor at h/w device
- Network messaging across non-coherent components
- Distributed resource mgmt and failure handling









## LegoOS The First Disaggregated OS

NVM

14 Manon J





### 1. Clean separation of OS and hardware functionalities

- 2. Build monitor with hardware constraints
- 3. RDMA-based message passing for both kernel and applications
- 4. Two-level distributed resource management
- 5. Memory failure tolerance through replication






### DRAM

Memory

### **Disaggregating DRAM**







### Separate and move hardware units to memory component











### Separate and move virtual memory system to memory component







### **Processor components only** see virtual memory addresses All levels of cache are virtual cache

Memory components manage virtual and physical memory





## **Challenge: Remote Memory Accesses**

- Network is still slower than local memory bus
  - Bandwidth: 2x 4x slower, improving fast
  - Latency: ~12x slower, and improving slowly



## Add Extended Cache at Processor





## Add Extended Cache at Processor





- Add small DRAM/HBM at processor
- Use it as Extended Cache, or *ExCache* 
  - Software and hardware co-managed
  - Inclusive
  - Virtual cache





# **Performance Evaluation**



LegoOS Config: 1P, 1M, 1S

### Only 1.3x to 1.7x slowdown when disaggregating devices with LegoOS To gain better resource packing, elasticity, and fault tolerance!

• Unmodified TensorFlow, running CIFAR-10

- Working set: 0.9G
- 4 threads
- Systems in comparison
  - Baseline: Linux with unlimited memory



# LegoOS Summary

- LegoOS shows that Physical Disaggregation is feasible
  - It is possible to disaggregate resources like CPU and memory
  - Decent perf slowdown (30%-70%), but with overall improved [perf / \$]
  - Improved utilization, cost, failure (MTTF), and manageability
- Key enabling techniques
  - The Splitkernel architecture for module & failure isolation
  - Extended Cache for performance
  - Two-level approach for resource management



- Devices are emulated using RDMA and CPU
  - Non-trivial overheads
  - Limited parallelism
- Radical approach, hard to deploy
  - extensive hardware and network changes
  - uncertain system software and app changes

⇒ This motivates us to build a real hardware-based disaggregated device that could actually be deployed



nic

**RDMA** 

mem

cpu



- **Background on Resource Disaggregation**
- Projects Conducted
  - Logical Disaggregation [Hotpot, SoCC'17]
  - Physical Disaggregation [LegoOS, OSDI'18]
  - Hybrid Disaggregation [Clio, ASPLOS'22]
  - Network Disaggregation [SuperNIC, arXiv'21, under submission]
- Future Work
- Conclusion

## Outline







Part 1 **Distributed Shared Persistent Memory** [Hotpot, SoCC'17]

Part 3 Hardware-based **Disaggregated Memory** [Clio, ASPLOS'22]

Part 4 **Disaggregated Networking** For the Masses [SuperNIC, arXiv'21]

Part 2 Disaggregated **Operating System** [LegoOS, OSDI'18]





We start from the most challenging resource to disaggregate: memory. (high perf demand, large capacity, security)

# How to Design



- Limited PCIe performance

## **Clio: A Hardware-Software Co-Designed Disaggregated Memory System**



[3] Zhiyuan Guo\*, Yizhou Shan\*, Xuhao Luo, Yutong Huang, and Yiying Zhang (\* equal contribution). Clio: A Hardware-Software Co-Designed Disaggregated Memory System, ASPLOS'22

Zhiyuan Guo\*, **Yizhou Shan**\*, (\* equal contribution) Xuhao Luo, Yutong Huang, and Yiying Zhang









# **Our Vision and Design Principles**

### Goals

- **Scalable**: able to support 1K-10K connections
- **Huge Memory**: able to host TBs of memory
- **Performant**: low and predictable (tail) latency
- Extensible: able to run user-specific functions  $\bullet$
- **Principles** 
  - Eliminate states whenever possible
  - Move non-critical ops/states to SW, simplify HW design
  - Shift ops/states to client side



# Clio Architecture



### **Client Nodes**

**Disaggregated Memory Devices (Clio Board)** 

- A new customized transport
  - RPC-based abstraction
  - Sender-driven retransmission, congestion
  - Flexible ordering and consistency model
- Hash table-based Virtual Memory System
  - Flat & conflict-free hash table-based virtual
  - in-hardware in-line page fault handling
- Framework to deploy user-specific logic

	Slow Path - SoC - Software
i, and in-cast control	
۱ al memory	Fast Path - ASIC + FPG - Transport +
	Extend Path - FPGA - User logic

Α

VM

# Implementation

### Xilinx ZCU106 ARM-FPGA board

- Shell adopted from Corundum
- Fast & extended path in SpinalHDL
- Slow path runs on ARM SoC
- Applications
  - Image compression
  - Multi-version object store
  - KVS
  - Pointer-chasing

Clio prototype on the Xilinx ZCU106 board



# **Clio Eval - Basic Numbers**

- 100Gbps throughput, 2.8µs (avg) 3.2µs (p99) latency Orders of magnitude lower tail latency than RDMA Outperforms Clover [ATC'20], LegoOS [OSDI'18], and HERD [SIGCOMM'14]





- Clio provides bounded access time for data requests



# **Clio Eval - Scalability**

# Clio scales well with concurrent clients and total memory size

# **Clio Summary**

- Clio shows that building disaggregated devices is REWARDING  $\bullet$ 
  - Hardware-software co-design is important for disaggregated devices
  - Overhaul the network transport and virtual memory system
  - ==> Better performance, Lower CapEx and OpEx than commercial solutions!
- **Problems?**  $\bullet$ 
  - Do we need to do the exact same thing for each disaggregated device?
  - Will vendors adopt our networking solution in their products?

⇒ We turned out attention to the long overlooked resource

### Network



- **Background on Resource Disaggregation**
- Projects Conducted
  - Logical Disaggregation [Hotpot, SoCC'17]
  - Physical Disaggregation [LegoOS, OSDI'18]
  - Hybrid Disaggregation [Clio, ASPLOS'22]
  - Network Disaggregation [SuperNIC, arXiv'21, under submission]
- Future Work
- Conclusion

## Outline

### Part 1 **Distributed Shared Persistent Memory** [Hotpot, SoCC'17]

Part 3 Hardware-based **Disaggregated Memory** [Clio, ASPLOS'22; Clover, ATC'20]



### **Resource Disaggregation Design (Cooking) Spectrum (Recipes)**





Part 4 **Disaggregated Networking For the Masses** 

### [SuperNIC, arXiv'21]

61



Part 2

Disaggregated

**Operating System** 

[LegoOS, OSDI'18]

# Disaggregating and Consolidating Network Functionalities with SuperNIC

*Yizhou Shan*, Will Lin, Ryan Kosta, Arvind Krishnamurthy, and Yiying Zhang





UCSDCSE Computer Science and Engineering





# What others say about SuperNIC

- Colleague A: This is THE most elegant solution I've ever seen
- Colleague B: I can't agree more
- Colleague C: I wish all my projects could be like this one
- Colleague D: I wish all my students were like you

# "The Problem"

- **Professor**: Those NICs, they are a problem for disaggregation.
- Me: How come?
- **Professor**: Well, they are kind of slow and weak. Just.. mediocre.
- Me: Ok. Hold my beer.



### **Disaggregating and Consolidating Network Functionalities with SuperNIC**

Yizhou Shan<sup>†</sup>, Will Lin<sup>†</sup>, Ryan Kosta<sup>†</sup>, Arvind Krishnamurthy<sup>\*</sup>, Yiying Zhang<sup>†</sup> <sup>†</sup>University of California San Diego, <sup>\*</sup>University of Washington

A SuperNIC is just an ordinary NIC who has found a better way to mask their NIC frailties.

# "The Solution"



Let's talk about SuperNIC.





### HTG-9200 - 9x100G QSFP - Xilinx VU9P - 8GB DRAM

# Special Thanks

### The FPGA Ninja himself - Alex Forencich

- For sponsoring two boards
- For helping us on numerous debugging sessions





### What's next for resource disaggregation?

- **Resources already disaggregated** 
  - Processing (e.g., CPU, GPU, TPU)
  - Memory (e.g., DRAM, PM)
  - Storage (e.g., SSD)
- But *network* is completely left out!





# Hold on.. Can we disaggregate network?





### **Our Insights Everything above data link layer** can potentially be disaggregated!








### Disaggregate Network Modules from Endpoints and Consolidate Them Into a Network Resource Pool Providing Network-as-a-Service





**Disaggregate Network Modules from Endpoints and Consolidate Them Into a Network Resource Pool Providing Network-as-a-Service** 



### Network Disaggregation and Consolidation

- Definition
  - Disaggregate Network Tasks (NT) from individual endpoints
  - Consolidate them into a Network Resource Pool
- Network Tasks

Network Pool

- Transports (e.g., TCP, RoCE)
- Classical network functions (e.g., firewall, NAT)
- Advanced in-network computation (e.g., KVS)
- Link between endpoints and pool ( )
  - A reliable data link (e.g., reliable Ethernet, PCIe)
  - Small buffer and simple logic



# Should we disaggregate network?

### **Benefits of Network Disaggregation**

- We discover three main benefits
  - Avoids implementing *net hw/sw* at each device
  - Enable rack to host a large number of disaggregated devices
  - Provision for the peak of aggregated usage



### Provision for the peak resource usage

- Sum-of-peak v.s. Peak-of-sum
  - sum-of-peak: provision for each host's max usage
  - peak-of-sum: provision for the max of aggregated resource
- **Our finding** 
  - Consolidation uses 2 orders of magnitude *fewer* resources than no consolidation



- Network Disaggregation and Consolidation
- Alternative Solutions
- SuperNIC
  - Overview
  - Board Architecture
  - Fast and Fair Packet Scheduling
  - Distributed SuperNIC
  - Case Studies and Results
- Conclusion

### SuperNIC High-Level Architecture



### SuperNIC High-Level Architecture



SuperNIC is an ideal way to realize the Network Pool for Disaggregated Datacenter

- SuperNIC is connected to ToR switch
- SuperNICs are connected via ring or mesh
- SuperNIC connects to a set of endpoints



- Network Disaggregation and Consolidation
- Alternative Solutions
- SuperNIC
  - Overview
  - Board Architecture
  - Packet Scheduling
  - Distributed SuperNIC
  - Case Studies and Results
- Conclusion

# SuperNIC Board Architecture

- Key Goals/Questions
  - How to efficiently and safely consolidate tasks?
  - How to ensure fairness among tasks?
  - How to design applications for sNIC?
- SuperNIC main features
  - Data Plane: Handle packets at line rate with low latency
  - Control Plane: Multiplex multi-tenant network tasks
  - Mgmt Plane: Adapt to dynamic workload change



### **SuperNIC Board Architecture**



### **Prototype on FPGA**

• PHY & MAC (Ethernet)

SoftCore for Monitoring and Management

Parsers w/ User DAG (Core)

Central Scheduler (Core)

Virtual Memory Subsystem (Core)

Network Task Regions run user code

100G**bps** NT6 NT5 100Gbps 0 NT4  $\mathbf{O}$ 100Gbps NT3 NT1 **NT2** NT6 NT1 virtuai table Memory NT1 NT2 NT6 State State State

**In Real Deployment** 

ASIC

**FPGA** or hardened as **ASIC** 

**FPGA** 

### SuperNIC board design has a fast data plane with safe/fair sharing, a control & mgmt plane with great flexibility.

SuperNIC core uses 10% chip area **User Region occupies the rest 90%** 





- Network Disaggregation and Consolidation
- Alternative Solutions
- SuperNIC
  - Overview
  - Board Architecture
  - Fast and Fair Packet Scheduling
  - Distributed SuperNIC
  - Case Studies and Results
- Conclusion

### Case Study on Disaggregated Devices



### Clio is an FPGA-based disaggregated memory system

- **1. RDMA-alike Transport**
- 2. Virtual Memory Subsystem
- **3. Key Value Store**

### We take 3 steps to integrate it with SuperNIC

- **Consolidate transport** ==> **Reduce CapEx/OpEx**
- 2. Add Caching NT
- 3. Add Replication NT
- ==> Improve Latency
- ==> Improve distributed xact

### **Takeaway**

SuperNIC helps reduce CapEx and OpEx. It adds one extra hop, but helps building distributed applications!



### Results

### **FPGA** Utilization lacksquare

- Our shell uses roughly **10% chip area**
- Leave most of the on-board logic/memory to application logic
- Cost of an extra hop
  - sNIC core only has roughly **100-200 ns** latency cost per packet (~1us total)
  - All units are pipelined and able to achieve **100Gbps** line rate
- Performance and Cost Saving  $\bullet$ 
  - Achieve 56% CapEx and OpEx saving with only 4% perf overhead compared to a normal SmartNIC-based deployment model
- More results in the paper <u>https://arxiv.org/pdf/2109.07744.pdf</u>  $\bullet$

Module	Logic (LUT)	Memory (BRAM)
sNIC Core	4.36%	4.74%
Packet Store	0.91%	9.17%
PHY+MAC	0.72%	0.35%
DDR4Controller	1.57%	0.29%
MicroBlaze	0.25%	1.81%
Misc	1.52%	0.75%
Total	9.33%	17.11%

# SuperNIC Summary

- Network can be disaggregated and consolidated lacksquare
  - Everything above data link layer can potentially be disaggregated ullet
  - Network pool provides Network-as-a-Service  $\bullet$
  - SuperNIC is an ideal way to realize the pool
  - SuperNIC offers high-performance, isolated, and fair consolidation solutions lacksquare



- **Background on Resource Disaggregation**
- Projects Conducted
  - Logical Disaggregation [Hotpot, SoCC'17]
  - Physical Disaggregation [LegoOS, OSDI'18]
  - Hybrid Disaggregation [Clio, ASPLOS'22]
  - Network Disaggregation [SuperNIC, arXiv'21, under submission]
- Future Work
- Conclusion

## Future Work



## Conclusion

- Disaggregation holds its promises on manageability, cost, and perf
- Disaggregation benefits "overlooked" systems/resources
- Hardware-software co-design benefits disaggregated devices
- Many open problems remained, call for more chefs!
  - Don't adventures ever have an end? I suppose not. Someone else always has to carry on the story. – The Fellowship of the Ring



# Acknowledgements







Arvind Krishnamurthy



Marcos K. Aguilera



Alex C. Snoeren



Geoffrey M.

Voelker



George

Porter

Stefan Savage



Shin-Yeh Tsai



Yutong Huang



Yilun Chen



Sumukh Ravindra



Stanko

Novakovic





Zhiyuan Guo

Xuhao Luo



Sanidhya Kashyap



Soujanya Ponnapalli



Qizhen Zhang



Heejin Park



Yanfang Le



Xiaoyi Huang

George Papen



Mark Silberstein



Michael Swift





Ziqiao Zhou

Andrew Baumann

William Lin

Alex Forencich



Moein Khazraee Kosta



Ryan

Anil

Yelam



Stewart Grant



Anita Zhu



Zac

Blanco

Lixiang Ao



Yi Xu



Haolan Liu



Zesen Zhang



Hanwen Yao













### Thank you!



**UCSDCSE** Computer Science and Engineering

### WukLab





