Yizhou Shan's Home Page
Economics
Initializing search
GitHub
Home
Notes
Code
FPGA
LegoOS
Yizhou Shan's Home Page
GitHub
Home
Notes
Notes
SSD 101
What is CXL?
What is MLIR?
Modern Virtualization
Practical Cache Coherence
Resource Disaggregation Design Spectrums
Distributed Transactions and Databases
Dynamic Linking
Data Center Networking
Switch Buffering and Packet Scheduling
SysML
Architecture
Cryptography
Cryptocurrency
Hardware Design Languages
Performance-Shadows
Essential
Cheatsheet
On Read Once and Compiler Optimization
Code
Code
Index
Linux
Linux
Linux Index
Linux Dump Function Graph
Linux fork/switch_to
Linux RCU
Linux Completion/swait
Linux workqueue
Linux Linker Script
Linux Boot Sequence
Linux Trace and Profile
Linux Reverse Mapping
Linux Userfaultfd
Linux Cgroup and Swap
Linux x86 Ring Switch
Linux FPU
Linux io_uring
Linux Resource
Linux Special Files
Linux KVM
Linux Rust
Go
Go
Learn Go
gVisor
Rust
Rust
Learn Rust
Firecracker
DPDK and RDMA
Guideline & Advice
Firmware & Bootloader
Operating System
Compilers
Unix Tools
Virtualization
Graphics
GPU
FPGA
RISC-V
Dot-Configs
Misc
FPGA
FPGA
Bitstream Explained
Papers
Languages
Vivado Notes
Setup and Hold Time
Partial Reconfiguration
LegoOS
LegoOS
Log
Log
MISC
Test Script
Kernel
Kernel
GRUB2 and Boot
Kconfig
Debug
GRUB
Profile
Profile strace
Profile heatmap
Profile points
Trampoline
Disable pgfault
Stop machine
Program Loader
vDSO
Virtual File System
Process Virtual Memory
x86 FPU
IRQ
Network Thpool
Syscall
Syscall
Facts
Profile strace
compat
msync()
mremap()
fork()
getrusage()
wait4 and exit()
Pcache
Pcache
Config
Sweep
TLB Coherence
PageTable Lock
Victim Cache
Virtual Cache
Reverse Mapping
Evict and Refcount
SMP Design
Replication
Driver
Driver
PCI
Infiniband
Paper
Paper
NMP
Processor OOM
Gen-Z
Replication
Related
Economics
TODO
Back to top